

# Top-down Fabrication of Silicon Nanowires Using Thermal Oxidation and Wet Etching for Inertial Sensor Applications

Seohyeong Jang, Hun Lee, Joon Yoon Shin, Hyung Jung Yoo, and Dong-il “Dan” Cho\*

Bio-Mimetic Robot Research (BMRR) Center, Inter-university Semiconductor Research Center (ISRC),  
Automation System Research Institute (ASRI), Department of Electrical and Computer Engineering,  
Seoul National University, Seoul 08826, South Korea

(Received April 5, 2017; accepted March 5, 2018)

**Keywords:** silicon nanowire, inertial sensor, thermal oxidation, silicon wet etching

In this paper, we present a new top-down fabrication method of silicon nanowires (SiNWs) for inertial sensor applications. Recently, SiNW piezoresistive inertial sensors have attracted much attention because they can provide high sensitivities and high signal-to-noise ratios. For manufacturable inertial sensors based on SiNWs, the dimensions of SiNWs need to be reproducible and controllable. SiNWs should also be integrated with microscale structures and circuits. In the developed method, the width and thickness of SiNWs were controlled by thermal oxidation and silicon wet etching, respectively. SiNWs can be integrated with microscale structures, which were also fabricated by deep reactive ion etching and silicon wet etching. The width and thickness of the fabricated SiNWs were in the range of 65–163 and 56–131 nm, respectively. The reproducibility of SiNWs was also evaluated. The maximum standard deviation of the width of SiNWs was 30 nm, and that of the thickness was 46 nm. These results show that the SiNW dimensions are reproducible and that they can be accurately controlled.

## 1. Introduction

Because of their outstanding mechanical, electrical, and optical properties, silicon nanowires (SiNWs) have been widely used for sensing applications.<sup>(1–4)</sup> Recently, SiNWs have attracted much attention in inertial sensor applications owing to their high piezoresistance (PZR). Although the causes for outstanding PZR of SiNWs are unclear, the PZR of SiNWs is reported to be superior to that of bulk silicon.<sup>(5–7)</sup> Piezoresistive transduction based on SiNWs can provide high sensitivity and reduce the sizes of sensor structures. Therefore, SiNWs are expected to be a potential breakthrough candidate for transduction methods.

For inertial sensors based on SiNWs, sensor characteristics determined by the dimensions of SiNWs need to be controllable within the tunable range of electronics. Also, SiNWs have to be integrated with microscale structures for a proof mass and spring. In the bottom-up fabrication methods of SiNWs, the vapor-liquid-solid growth mechanism has widely been employed.<sup>(8–10)</sup>

---

\*Corresponding author: e-mail: [dicho@snu.ac.kr](mailto:dicho@snu.ac.kr)  
<https://dx.doi.org/10.18494/SAM.2018.1903>

By using metal catalysts and reactants, SiNWs are grown via chemical vapor deposition (CVD). The dimensions of SiNWs depend on the catalyst particle size. SiNWs with a diameter of a few nanometers can be fabricated. However, metal contamination in SiNWs occurs during the bottom-up fabrication. In addition, the dimension, orientation, and position of SiNWs cannot be precisely controlled by this method, which is the main challenge for inertial sensor applications.

In the top-down fabrication methods, SiNWs can be easily fabricated by lithography and dry etching, without the orientation or alignment issues. SiNWs are generally fabricated on a silicon-on-insulator (SOI) wafer with a thin silicon top layer and by electron beam lithography (EBL).<sup>(11,12)</sup> However, the dimensions of SiNWs are limited by the top layer of a thin SOI wafer. Also, the thin SOI wafer and EBL process are expensive. SiNWs are also reported to be fabricated by wet etching with (100) silicon wafers and thermal oxidation.<sup>(13–15)</sup> The control of etch dimensions is difficult because fast etching (100) planes are at vertices of convex corners, which have high etching rates. More recently, SiNWs have been fabricated using scallops inherent in deep reactive ion etching (DRIE).<sup>(16)</sup> The width and thickness of SiNWs are defined by EBL and DRIE, respectively. However, it is a challenge to control the thickness of SiNWs because the characteristics of the DRIE vary considerably with loading effects and equipment conditions.<sup>(17)</sup>

Several sensor applications based on SiNWs have also been studied. SiNW piezoresistive inertial sensors have been proposed.<sup>(18,19)</sup> Similar to previous studies,<sup>(11,12)</sup> SiNWs are formed on a thin SOI wafer, and the epitaxy silicon process is performed to form microscale sensor structures. Since SiNWs are buried at the bottom of microscale structures, additional processes are required to access the SiNWs. In addition, cantilever air flow sensors based on SiNW using a thin SOI wafer have been proposed.<sup>(20,21)</sup> A backside DRIE and focused ion beam are used to form sensor structures such as flow channels and cantilevers.

In this paper, we present a new top-down fabrication method of suspended SiNWs for inertial sensor applications. The developed method has the following advantages. First, the orientation and position of SiNWs can be easily controlled by top-down patterning. Second, by using the developed method, the width and thickness of SiNWs can be controlled independently, which are determined by thermal oxidation and silicon wet etching, respectively. Last but not the least, SiNWs integrated with microscale structures are easily fabricated by the ensuing DRIE and silicon wet etching. As schematically shown in Fig. 1, inertial sensors based on highly sensitive SiNWs can be developed using the developed method. Inertial sensors based on SiNWs consist of a proof mass suspended by springs and SiNWs, and the motion of the proof mass can be detected by changing the resistance of the SiNWs.

The rest of this paper is organized as follows. The detailed fabrication process of SiNWs for inertial sensors is explained in Sect. 2. The results of SiNWs fabricated by the developed method are described in Sect. 3. Conclusions are drawn in Sect. 4.

## 2. Fabrication of SiNWs

The developed top-down fabrication of SiNWs is derived from the sacrificial bulk micromachining process developed by our group.<sup>(22,23)</sup> The detailed fabrication process is




Fig. 1. (Color online) Conceptual schematic of piezoresistive inertial sensor based on SiNWs.

illustrated in Fig. 2. A (111) silicon wafer was first prepared. As shown in Fig. 2(a), a 0.5- $\mu\text{m}$ -thick oxide was deposited onto the wafer using a plasma-enhanced CVD (PECVD) with a power of 350 W. The flow rates of both tetraethyl orthosilicate (TEOS) and  $\text{O}_2$  were 150 sccm. Figure 2(b) shows that the GXR-601 photoresist (PR) was patterned by photolithography. The PR was spin coated at 4000 rpm and was exposed to an ultraviolet light source of 365 nm wavelength. Following the exposure, the PR was developed in an AZ 300 MIF developer. As shown in Fig. 2(c), the oxide was patterned by an inductively coupled plasma etching.  $\text{CHF}_3$  was used with a flow rate of 90 sccm. Platen radiofrequency (RF) power and coil RF power were 75 and 2700 W, respectively. Subsequently, silicon blocks of  $1.5 \times 1 \mu\text{m}^2$  size were formed by a DRIE [Fig. 2(d)]. The DRIE was a cyclic process, which consisted of deposition and etching steps.  $\text{C}_4\text{F}_8$  with a flow rate of 100 sccm and  $\text{SF}_6$  with a flow rate of 100 sccm were used in the deposition and etching steps, respectively, while platen RF powers were 1 and 13 W for the respective steps. In both steps, the coil RF power was 825 W. As shown in Fig. 2(e), a 700-nm-thick thermal oxide was generated by oxidation, which defined the widths of SiNWs. The oxidation was performed at 1000 °C for approximately 2 h.  $\text{H}_2$  with a flow rate of 7000 sccm and  $\text{O}_2$  with a flow rate of 6500 sccm were used. Next, the oxide was dry etched to expose the silicon at the trench bottom [Fig. 2(f)], and the exposed silicon was etched to a depth of 30  $\mu\text{m}$  by the DRIE [Fig. 2(g)]. Finally, as shown in Fig. 2(h), the silicon wet etching was performed using a 45 wt% potassium hydroxide solution at 90 °C to define the thicknesses of SiNWs. No convex corners were exposed to the wet etch solution, and only the bottom (111) plane was etched. Therefore, the thickness of SiNWs can be easily controlled.

### 3. Fabrication Results and Discussion

The results of SiNWs fabricated by the developed method are presented. The width and thickness of the SiNWs can be controlled by the thermal oxidation and silicon wet etching independently. Figure 3 shows the fabricated SiNW with the width and thickness of 65 and 56




Fig. 2. (Color online) Fabrication process of SiNWs on (111) silicon. (a) Oxide deposition, (b) photolithography, (c) oxide patterning, (d) silicon etch using DRIE, (e) thermal oxidation, (f) oxide dry etch, (g) silicon etch using DRIE, (h) silicon wet etch, and (i) oxide wet etch (optional).




Fig. 3. (Color online) SEM image of SiNW.

nm, respectively; this is the smallest fabrication result in the present work. The length of the SiNW is 7  $\mu\text{m}$ , and the length/width ratio is 108.

SiNWs having various shapes can also be fabricated by the developed method. Figure 4(a) shows a rectangular SiNW with the width and thickness of 161 and 113 nm, respectively. In




Fig. 4. Various shapes of SiNWs: (a) rectangular SiNW, (b) trapezoidal SiNW, and (c) triangular SiNW.

addition, a fabricated trapezoidal SiNW is shown in Fig. 4(b); the SiNW has upper and lower bases and heights of 106, 163, and 131 nm. The shape of the SiNW is determined by the silicon block shape, which is affected by the etch depth and scallop of a DRIE. Figure 4(c) shows a triangular SiNW having a base and height of 153 and 91 nm, respectively. By increasing the thermal oxidation time, a thermal oxide is fully grown at the top part of the silicon block, and a triangular shape can be formed at the bottom part of the silicon block.

Figure 5 shows SiNWs suspended by two anchors with a depth of 30  $\mu\text{m}$ . The depth of these anchors is two or three orders of magnitude larger than the dimension of SiNWs, suggesting that the developed method can provide monolithic integration of SiNWs and microscale structures. Furthermore, SiNWs can easily be accessed on ensuing processes because they are formed on the surface of a silicon wafer.

The reproducibility of SiNWs was evaluated with respect to the process conditions as shown in Fig. 6. Five SiNWs were measured under each condition. Figure 6(a) shows the width variation of SiNW with respect to the thermal oxidation time under the mask pattern having a width of 1.5  $\mu\text{m}$ . The width of SiNW was inversely proportional to the thermal oxidation time. The maximum standard deviation of the width was 21 nm. Figure 6(b) shows the thickness of SiNW as a function of silicon wet etching time. The thickness of SiNW decreased with increasing silicon wet etching time. The maximum standard deviation of the thickness was 46 nm. These results show that the dimensions of SiNWs fabricated using the developed method are relatively reproducible and controllable.

Controlling the dimensions of SiNWs is an important issue in SiNW fabrication. The PZR of SiNW is reported to be enhanced when its dimension is reduced.<sup>(5,6)</sup> However, SiNW having a small dimension can be vulnerable to disturbance such as external shock. In inertial sensors based on SiNW, minimizing the dimension of SiNW can improve sensitivity but reduce robustness. Therefore, a small SiNW with a dimension of less than 100 nm is not always required for SiNW-based inertial sensors.<sup>(12,13)</sup> The trade-off between sensitivity and robustness should be considered for determining the dimension of SiNW, and optimizing the dimension with respect to the abovementioned sensor parameters is currently in progress.




Fig. 5. Suspended SiNWs integrated with two silicon anchors with a trench depth of 30  $\mu\text{m}$ .




Fig. 6. Evaluation of the reproducibility of SiNW: (a) width of SiNW with respect to thermal oxidation time and (b) thickness of SiNW with respect to silicon wet etching time.

#### 4. Conclusions

A new top-down fabrication process of SiNWs for inertial sensors is presented. The width and thickness of SiNWs were controlled by thermal oxidation and silicon wet etching, respectively. The SiNWs integrated with microscale structures were also fabricated by the ensuing DRIE and silicon wet etching. The reproducibility of SiNWs fabricated by the developed method was evaluated. These fabrication results clearly show that SiNW dimensions were reproducible and controllable, and the monolithic integration of SiNWs and microscale structures was allowed. The developed method is potentially expected to be used for the fabrication of highly sensitive, reproducible, and low-cost inertial sensors based on SiNWs. Improvements to reduce fabrication tolerance and optimization of the dimensions of SiNWs suitable for inertial sensors are currently being studied and will be reported in the future.

## Acknowledgments

This research was supported by a grant to the Bio-Mimetic Robot Research Center funded by the Defense Acquisition Program Administration and Agency for Defense Development (UD160027ID).


## References

- 1 K. Bedner, V. A. Guzenko, A. Tarasov, M. Wipf, R. L. Stoop, D. Just, S. Rigante, W. Fu, R. A. Minamisawa, C. David, M. Calame, J. Gobrecht, and C. Schonenberger: *Sens. Mater.* **25** (2013) 567.
- 2 W. R. Lee, H. H. Ko, D. I. Cho, K. I. Koo, and J. M. Seo: *Sens. Mater.* **27** (2015) 465.
- 3 P. E. Allain, F. Parrain, A. Bosseboeuf, S. Maaroufi, P. Coste, and A. Walther: *J. Microelectromech. Syst.* **22** (2013) 716.
- 4 C. G. Kuo, J. J. Huang, J. H. Chen, and R. J. Zeng: *Sens. Mater.* **29** (2017) 533.
- 5 R. He and P. Yang: *Nat. Nanotechnol.* **1** (2006) 42.
- 6 K. Reck, J. Richter, O. Hansen, and E. V. Thomsen: *Proc. IEEE Int. Conf. Micro Electro Mechanical Systems (IEEE, 2008)* 717–720.
- 7 J. X. Cao, X. G. Gong, and R. Q. Wu: *Phys. Rev. B* **75** (2007) 233302.
- 8 W. Lu and C. Lieber: *Nat. Mater.* **6** (2007) 841.
- 9 R. Sadeghian and M. S. Islam: *Nat. Mater.* **10** (2011) 135.
- 10 Y. Zhu, F. Xu, Q. Qin, W. Y. Fung, and W. Lu: *Nano Lett.* **9** (2009) 3934.
- 11 T. Toriyama, Y. Tanimoto, and S. Sugiyama: *J. Microelectromech. Syst.* **11** (2002) 605.
- 12 S. Dellea, F. Giacci, A. F. Longoni, and G. Langfelder: *Nanotechnology* **22** (2011) 395701.
- 13 S. M. Lee, S. W. Jung, S. K. Park, J. H. Ahn, S. J. Hong, H. J. Yoo, M. H. Lee, and D. I. Cho: *Sens. Mater.* **24** (2012) 205.
- 14 J. Y. Shin, K. G. Pi, S. W. Jung, and D. I. Cho: *Proc. IEEE Int. Conf. Micro Electro Mechanical Systems (IEEE, 2016)* 469–472.
- 15 S. W. Jung, J. Y. Shin, K. G. Pi, Y. S. Goo, and D. I. Cho: *Sensors* **16** (2016) 1.
- 16 Z. Tasdemir, N. Wollschläger, W. Österle, Y. Leblebici, and B. E. Alacal: *Nanotechnology* **27** (2016) 095303.
- 17 B. Gassend, L. García, and A. Akinwande: *J. Microelectromech. Syst.* **19** (2010) 589.
- 18 P. Robert, V. Nguyen, S. Hentz, L. Duraffourg, G. Jourdan, J. Arcamone, and S. Harrison: *Proc. IEEE Int. Conf. Sensors (IEEE, 2009)* 963–966.
- 19 S. Dellea, F. Giacci, A. F. Longoni, and G. Langfelder: *J. Microelectromech. Syst.* **24** (2015) 1817.
- 20 S. Zhang, L. Lou, W. T. Park, and C. Lee: *Appl. Phys. Lett.* **100** (2012) 023111.
- 21 S. Zhang, L. Lou, W. T. Park, and C. Lee: *J. Micromech. Microeng.* **22** (2012) 095008.
- 22 S. W. Lee, S. J. Park, and D. I. Cho: *Jpn. J. Appl. Phys.* **38** (1999) 2699.
- 23 S. W. Lee, S. J. Park, and D. I. Cho: *J. Microelectromech. Syst.* **8** (1999) 409.

## About the Authors



**Seohyeong Jang** received his B.S. degree in Electronics Engineering from Kyungbook National University, Daegu, Korea, in 2012. He is currently pursuing his Ph.D. degree in Electrical and Computer Engineering at Seoul National University, Seoul, Korea. His research interests include MEMS, inertial sensors, and biomimetic sensors.



**Hun Lee** received his B.S. degree in Electronics Engineering from Kunkuk University, Seoul, Korea, in 2015, and his M.S. degree in Electrical and Computer Engineering from Seoul National University in 2017. He is currently with SK Hynix, where he is developing fabrication processes for semiconductor devices and MEMS applications



**Jong Yoon Shin** received his B.S. degree in Electrical Engineering from the University of Illinois at Urbana-Champaign, Urbana, IL, USA, in 2009. He is a Ph.D. candidate in Electrical and Computer Engineering at Seoul National University, Seoul, Korea.



**Hyung Jung Yoo** received his B.S. degree from the School of Electrical Engineering and Computer Science, Kyungbook National University, Daegu, Korea, in 2010, and M.S and Ph.D. degrees in Electrical and Computer Engineering from Seoul National University, Seoul, Korea in 2012 and 2016, respectively. He is currently with the Korea Institute of S&T Evaluation and Planning (KISTEP) as an associate research fellow.



**Dong-il "Dan" Cho** received his B.S.M.E. degree from Carnegie-Mellon University, Pittsburg, PA, and M.S and Ph.D. degrees from Massachusetts Institute of Technology, Cambridge. From 1987 to 1993, he was an Assistant Professor at Princeton University, Princeton, NJ. Since 1993, he has been with the Department of Electrical and Computer Engineering at Seoul National University, Seoul, Korea, where he is currently Professor. He is the author/coauthor of more than 120 international journal articles. He is the holder/coholder of 31 US patents and 81 Korean patents. He has served on the editorial board of many international journals. Currently, he is Senior Editor of the IEEE Journal of MEMS and IFAC Mechatronics. He is currently the President of ICROS, Vice President of IFAC, Chair of the Technical Board of IFAC, BOG Member of IEEE CSS, and AdCom Member of IEEE EDS. He is an elected Senior Member of the National Academy of Engineering of Korea.